

WHAT IS CLAIMED IS:

- 1 1. A method for testing routing resources for control signals on a
2 programmable integrated circuit (IC), the method comprising:
3 automatically generating test paths on the programmable IC, each test path
4 including routing resources that route the control signals, a logic gate, and a dedicated test
5 register, wherein the test register is not used in a user mode of the programmable IC;
6 applying test vectors to the routing resources for the control signals;
7 performing a logic function on the test vectors using the logic gate to generate
8 test output values;
9 sequentially storing the test output values in the dedicated test register; and
10 comparing the test output values to expected values to isolate defects in the
11 routing resources.
- 1 2. The method according to claim 1 wherein the routing resources are
2 programmable interconnect resources that route clock signals.
- 1 3. The method according to claim 1 wherein the routing resources are
2 programmable interconnect resources that route clear signals.
- 1 4. The method according to claim 1 wherein the routing resources are
2 programmable interconnect resources that route clock enable signals.
- 1 5. The method according to claim 1 further comprising:
2 decoupling the control signals from functional registers on the IC.
- 1 6. The method according to claim 1 wherein each of the test paths begins
2 at a source register.
- 1 7. The method according to claim 1 wherein each of the test paths begins
2 at a clock pin.
- 1 8. The method according to claim 1 wherein the logic gate is an XOR
2 gate.
- 1 9. The method according to claim 1 wherein the logic gate is a
2 multiplexer.

1 10. The method according to claim 1 wherein the programmable IC is a
2 field programmable gate array.

1 11. The method according to claim 1 further comprising:
2 coupling the control signals to the functional registers when the programmable
3 IC is operated during a user mode.

1 12. A programmable integrated circuit comprising:
2 routing resources for routing control signals on the programmable integrated
3 circuit;
4 a logic gate coupled to receive the control signals from the routing resources
5 that generates output test values during a test mode;
6 a dedicated test register for sequentially storing the output test values during
7 the test mode, wherein the dedicated test register is not operated during a user mode; and
8 an enable circuit that decouples the control signals from functional registers
9 during the test mode and that couples the control signals to the functional registers during a
10 user mode.

1 13. The method according to claim 12 wherein the routing resources are
2 programmable interconnect resources that route clock signals.

1 14. The method according to claim 12 wherein the routing resources are
2 programmable interconnect resources that route clear signals.

1 15. The method according to claim 12 wherein the routing resources are
2 programmable interconnect resources that route clock enable signals.

1 16. The programmable integrated circuit of claim 12 wherein the logic gate
2 is an XOR gate.

1 17. The programmable integrated circuit of claim 12 wherein the
2 functional registers are located in logic elements on a field programmable gate array.

1 18. The programmable integrated circuit of claim 12 wherein the control
2 signals are generated by logic elements on the programmable integrated circuit.

1 19. The programmable integrated circuit of claim 12 wherein the
2 programmable integrated circuit is part of a digital system that includes a processor, memory
3 and an I/O unit.

1 20. The programmable integrated circuit of claim 12 wherein the logic gate
2 is a multiplexer.